

Investor Presentation



Q3 2019 NASDAQ: MOSY



Safe Harbor Statement

This presentation may contain forward-looking statements about MoSys, Inc. (the Company) for purposes of Section 27A of the Securities Act of 1933, as amended, and Section 21E of the Securities Exchange act of 1934, as amended, including, without limitation, benefits and performance expected from use of its embedded memory and interface technologies and integrated circuit (IC) products, improving operational efficiencies, the timing of product development and shipments of the Company's IC products, anticipated benefits and performance expected from the Company's IC products, growth in the size of the market addressed by the Company's business, future markets and future business prospects. Forward-looking statements are based on certain assumptions and expectations of future events that are subject to risks and uncertainties. Actual results and trends may differ materially from historical results or those projected in any such forward-looking statements depending on a variety of factors. These factors include, but are not limited to the following:

- a lack of working capital to aggressively fund product development and growth;
- achieving additional design wins for our IC products through the acceptance of our IC architecture and interface protocols by potential customers and their suppliers;
- the timing of customer orders and product shipments;
- customer concentration;
- lengthy sales cycle;
- our ability to enhance our existing proprietary technologies and develop new technologies;
- achieving necessary acceptance of our IC products by equipment suppliers to the cloud networking, data center, security and other systems markets;
- difficulties and delays in the development, production, testing and marketing of our IC products;
- reliance as a fabless semiconductor manufacturer on our manufacturing partners to assist successfully with the fabrication of our ICs;
- availability of quantities of ICs supplied by our manufacturing partners at a competitive cost;
- level of intellectual property protection provided by our patents, the expenses and other consequences of litigation, including intellectual property infringement litigation, to which we may be or may become a party from time to time;
- vigor and growth of markets for cloud networking, data center, security and other systems served by our licensees and customers; and

other risks identified in MoSys' most recent reports on form 10-K and form 10-Q filed with the Securities and Exchange Commission, as well as other reports that MoSys files from time to time with the Securities and Exchange Commission. MoSys undertakes no obligation to update publicly any forward-looking statement for any reason, except as required by law, even as new information becomes available or other events occur in the future.



Fast, Intelligent & Programmable Accelerators

Fabless semiconductor company enabling fast, high bandwidth throughput for networking, cloud infrastructure, video or any high-speed application

Industry Leading Serial Intelligent Memory ICs ACCELERATOR ENGINES



NASDAQ: MOSY ISO 9001:2008 Certified HQ: San Jose, CA ~115 Patents & Pending

Bandwidth Engine[®]

 Serial "In-Memory Functions," intelligent data movement and computational operations

Programmable HyperSpeed Engine

Integrated RISC processors for user-defined operations

Patented Serial-Memory Technology

- Hold fundamental patents for serial memory
- Low-latency interface, protocol and memory

Established Customers & Ecosystem

- Leading OEMS in Cloud Networking and Security
- Accelerate high-speed FPGA data processing
- New opportunities in Test/Monitor, Smart NIC, Video



Cloud Services, Mobility, IOT, Video

Users Demand Speed, Security and Consistency



MoSys

Applications Need High Access Rate

MoSys Target Customers Throughout Cloud, Security, Data Center, Video...



Note: Companies listed include both actual and prospective customers for target markets; listings are not all-inclusive.



Legacy Memory is Bottleneck at 100G+ Speed Limited Access Rate, Too Many Pins, Board Area

Packet / Data Processing Cards ISSUES 300-600 pins 14-28 watts **Appliances / Servers** 4-8 chips Memory Single /few cards per System Accelerators Memory Look up, Statistics Router Metro Switch Backplane (Chassis) Data In / out **Data Processing Cards** Security **Data Processing** Video Smart NIC Line Rate **FPGA** Data ASIC / ASSP Chassis Configuration **CPU + Accelerators** Up to 16+ Cards per System Memorv Memory Fast Buffer for Large Packet Buffer Low System Latency

Data Processing Card Functions:

Router, Switch, Security, Monitor/Test, Video, Server Offload

sockets on backplane



MoSys Intelligent Serial Memory

For Networking to Testers to Video to IOT... when speed is key!



Copyright © 2019 MoSys, Inc. All rights reserved.



Applications in Metro Ethernet & Routers

Bandwidth Engine Wins on Performance, Size, Pins, Power, Cost

Metro Ethernet (First design win - 2012)

100G Buffer, Lookup and Statistics

Carrier traffic classification features at line rate 4-9 units per card, 4-10 cards per system



Edge Router

(First design win - 2013)

400G Oversubscription

Traffic smoothing prevents dropped packets 1-4 units per card, 4-10 cards per system



Advantages vs. Alternatives

- Memory access performance *
- Impossible with traditional memory
- Lower pin count, area, power, cost
- Memory access performance
- RLDRAM won't fit or route



Data-Center Applications

Cloud 100G, Security & SDN Drive New Requirements

Data Center Security (First design win - 2014)

Security Acceleration

Threat Prevention – multiple lookup and buffering functions 2-4 *units per card, 1-10 cards per system*



Routers (First design win - 2017)

Added Memory BW to NPS400

Accelerated Search Tables (shared memory) 2 units per card, 4-10 cards per system



Advantages vs. Alternatives

Memory access performance

RLDRAM won't fit or route

- ✤ Adds 50% more memory BW
- Accelerated table look up
- Small packet performance



New Applications

Video Frame Buffers & Custom Search

Video (First design win - 2017)

High Speed Frame Buffer

Enable High-Access Buffer and Editing 1-2 units per card, 1-4 cards per system Keystone/Large projectors/etc.

4K/8K FPGA 4K/8K<

Data Center SDN Switch (New App Example)

Custom Search & Statistics

Accelerate Routing and Switch Functions 2-4 units per card, 1-10 cards per system



Key Bandwidth Engine / PHE Architecture Advantages

- Memory Bandwidth / <u>Access Rate</u>
- Board Size
- BE3 option: share between FPGAs

- ♦ Memory Bandwidth → Features
- Custom Search Performance

Proven Ecosystem with FPGAs

Accelerating FPGA Design Time & Performance



Moving Functions into the FPGA – Frees up FPGA resources to DO MORE!



- Simplify RTL design by moving common or • frequently called functions into the PHE
- Add new features!

Execution priority can be set

Improve application performance

executed in parallel

System Flexibility

Multiple copies can be installed and

٠

٠

٠

11

"Software Defined...Hardware Accelerated"



MoSys

- Combine multiple functions into one user-defined higher level function
- Define user functions not able to be done in the RTL or execute fast enough

Copyright © 2019 MoSys, Inc. All rights reserved.



Proven Platforms with Xilinx & Intel FPGAs

Intel/Altera[®] Stratix[®] IV, Stratix V, Arria[®] 10



Xilinx[®] Virtex[®] -6, Virtex-7, UltraScale[™]



MoSys Cheetah PCIe Xilinx Ultrascale+ reference board



Source: Company Management

*MoSys interface



BLAZAR Accelerator Engines

"Software Defined...Hardware Accelerated"



Serial Interface, Integrated Fast Memory & Intelligence...And NOW Software Products





Power of the PHE - Programmable Performance "Software Defined...Hardware Accelerated"

Programable HyperSpeed Accelerator Engine

- Hardware and software platform
- 32 integrated processors
- 25 billion transactions per second!

Ability for User Defined Embedded "In Memory Functions"

MoSys IDE S/W Development Platform

Provides a path for future products by defining New algorithms and functions to be included on the PHE



Key Bandwidth Engine PHE Architecture Advantages

- Memory Bandwidth / <u>Access Rate</u>
- Board Size
- Dual Port: share between FPGAs

- ❖ Custom Algorithms → Features
- Programmable Performance



LineSpeed™ 100G PHY Products



Low-power options



Expanding Market Opportunities





Experienced Management Team





Summary Income Statements

\$ in millions, except EPS

Non-GAAP*	4Q 18	2018	1Q 19	2Q 19	Key Initiatives:	
Total Revenue	\$ 3.5	\$ 16.6	\$ 3.5	\$ 3.1	Establish Sales &	
Product	4.2	\$ 15.1	3.4	2.8	Operational Scale	
Royalty/other	0.2	1.5	0.1	0.3	Achieve/Maintain Profitability	
Product GM %	70%	58%	60%	59%		
Total GM %	72%	62%	62%	60%	Reduce Cash Burn	
R&D	0.9	3.7	1.2	0.9		
SG&A	0.8	3.7	0.9	0.9	Improve Cash Position	
Total Op Ex	1.7	7.4	2.1	1.8	FUSILION	
Op Income	0.7	2.8	-	-		
Net Income	\$0.7	\$ 2.2	\$ -	\$ -		
Adjusted EBITDA**	\$0.9	\$ 3.4	\$ 0.1	\$ 0.1		
EPS (basic)	\$0.02	\$ 0.15	\$-	\$ -		

* Non-GAAP: Excludes stock-based compensation, amortization of intangibles and restructuring/impairment charges. See reconciliation of GAAP to non-GAAP results on slide 22.

** Adjusted EBITDA defined as GAAP net income (loss) before interest expense, income tax provision, depreciation and amortization, as well as stock-based compensation, intangible asset amortization and restructuring/impairment charges. See reconciliation of GAAP to non-GAAP financial information on slide 15.



Balance Sheet

	Q2 - June 30, 2019 (in millions)		
	Actual		
Cash	\$7.4		
Total Assets	\$11.5		
Deferred Revenue	\$0.1		
Convertible Notes* (Long-Term)	\$2.7		
Total Liabilities	\$4.3		
Stockholders' Equity	\$7.2		
Total Shares Outstanding	43.2		

* Key terms: i) Interest rate 8% (PIK at company's option), ii) Convert price - \$0.57 per share, iii) \$2.7M due in full in August 2023 and iv) no covenants



Investment Highlights

- Hardware Products Accelerate System Performance for Networking, Security, Cloud, Video, Testers, etc.
- Expanding product offering to include Accelerating Software Products
- Highly Differentiated Solutions, Very Long Product Life Cycles
- Market Trends & Partnerships Pave Way for Future Success
- Dedicated Organization, Proven Veteran Leadership





Reconciliation of GAAP and Non-GAAP Financial Information

\$ in 000s

	4Q 18	2018	1Q 19	2Q 19
GAAP net income (loss)	\$ (9,261)	\$ (11,410)	\$ 10	(\$ 103)
Stock-based compensation expense	228	675	(4)	119
Restructuring & impairment charges	9,697	12,856	-	-
Amortization of intangibles	28	112	-	-
Non-GAAP net income	692	2,233	6	16
EBITDA adjustments:				
Depreciation	112	598	72	39
Interest expense	50	551	54	56
Prov (benefit) for income taxes	9	14	-	-
Adjusted EBITDA	\$ 863	\$ 3,396	\$ 132	\$ 111



Thank You



Dan Lewis President & CEO 408-418-7581 dlewis@mosys.com

Jim Sullivan Chief Financial Officer 408-418-7582 jsullivan@mosys.com

1T-SRAM, Bandwidth Engine, the GigaChip logo, and MoSys are registered trademarks of MoSys, Inc. in the US and/or other countries. LineSpeed, and the MoSys logo are trademarks of MoSys, Inc. All other marks mentioned herein are the property of their respective owners. Copyright © 2019 MoSys, Inc. All rights reserved.